Layout DRC, LVS, PEX and Post Layout Simulation
26:14
Layout Basics
44:06
Layout design and post layout simulation in Spectre
37:00
Cadence tutorial - CMOS Inverter Layout
57:50
Cadence Layout Tutorial
14:14
Performing DRC, LVS and Post-Layout Simulations using Cadence Virtuoso: VLSI Systems Lab Series 3c
25:32
Cadence IC6.1.6/6.1.7 Virtuoso Tutorial -1 Part 5 (Post-layout Simulation and tape out )
7:24
CMOS Inverter || Parasitic Extraction and Post-Layout Simulation
28:19