VHDL Lecture 2 Understanding Entity, Bit, Std logic and data modes