How DSP is Killing the Analog in SerDes

29:50
The Path to 200Gbps Serial Links

17:15
How SERDES works in an FPGA, high speed serial TX/RX for beginners

48:42
183N. Basic analog-to-digital converter architectures

19:09
Why ADC/DSP-Based PAM4 Receiver?

1:31:22
ES3-3- "ADC-based Wireline Transceivers" - Yohan Frans

14:06
Understanding Signal Integrity

40:15
PCIe 5.0 SerDes Test and Analysis

21:29