Gigabit Ethernet + FPGA/SoC Bring-Up (Zynq Part 4) - Phil's Lab #99

23:50
Embedded Linux + FPGA/SoC (Zynq Part 5) - Phil's Lab #100

46:57
Gigabit Ethernet Hardware Design - Phil's Lab #143

26:10
The RS-232 protocol

30:15
FPGA/SoC Board Bring-Up Tutorial (Zynq Part 1) - Phil's Lab #96

28:21
BGA PCB Design Tips - Phil's Lab #95

8:54
Germany’s Far-Right Comeback | NYT Opinion

48:56
Do You Design Connector Pinout Correctly? | Eric Bogatin

24:36