11:17

#23 6T SRAM WRITE '0' Operation in Cadence Virtuoso 18nm

1:13:02

2024 12 19 08 29 02

30:24

Thực hành thiết kế vi mạch bán dẫn sử dụng Virtuoso

11:18

INV layout

38:53

Part 2 (layout_of_2_1_mux_using_cadence)

6:32

NOR gate using CMOS in LTSpice

27:22

2_1_mux_schemetic_using_cadence

54:53

part1(2_1_mux_schemetic_using_cadence)