VHDL Lecture 19 Lab 6 - Full Adder using Half Adder Simulation