7:00

Gen AI assisting Mapping of SHA-256 Algorithm on Silicon

22:44

Lecture 6, Part B: Conditional Sum Adder and Generative AI Code Demonstration

39:10

Lec 6 A2S Part CLecture 6, Part C: Generative AI in EDA and LLM Fundamentals

38:54

How Real Processors Are Made

1:14:55

Lecturer8 Part A, Gen AI Assisted Chip Designing: Time Shared Architecture

1:02:42

"Lecture 10 (Part A) | Timing Closure in Synthesized RTL Verilog Designs

49:31

Transforming Electrical Utilities: The role of Machine Learning, Deep Learning |Dr. Manohar Mishra

1:20:19

Lecture 9 Part 1 of the "Human-Centered Leadership in the AI Era"