29:28

My favourite state machine, always blocks: one or many? and simplifying your SystemVerilog Style!

29:23

The Critical FPGA Basics: Always blocks, Inferred latches, and why the FPGA needs a clock, anyway?!

17:40

AXI Introduction Part 1: How AXI works and AXI-Lite transaction example

32:23

Go 1.23 Released

11:50

Are FPGA Engineers in Demand? | Exploring 10 Common Applications of FPGAs

15:41

5000 Subscribers! Answering your frequently-asked questions!

39:23

I Parsed 1 Billion Rows Of Text (It Sucked)

12:11

AXI Stream basics for beginners! A Stream FIFO example in Verilog.