Compiler Construction for Hardware Acceleration: Challenges and Opportunities