Cadence Virtuoso:: Layout of NAND Gate || Part-2.
20:55
Cadence Virtuoso:: Design of NAND Gate Schematic || Part-1.
1:02:06
Cadence tutorial - Layout of CMOS NAND gate
26:31
Cadence Virtuoso:: CMOS Inverter || Part-1.
12:40
Cadence Virtuoso: NOR Gate Schematic Design || Part-1.
40:44
Common source Amplifier simulation
19:41
Cadence Virtuoso:: CMOS Inverter Layout || Part-2.
6:00
Complete CMOS Inverter Design & Layout Tutorial using Cadence Virtuoso
17:05