48:34

#3 lab 1 background

53:23

#1 DE1-SoC Introduction

11:58

System Verilog: Memory Mapped Interface

1:03:20

XDC 2019 | Everything Wrong With FPGAs - Ben Widawsky

55:15

#2 -- RAM on DE2 and Cyclone

24:35

EEVblog #636 - FPGA Demo Boards - DE0 Nano

42:17

Cyclone® V and Arria® 10 Hard Processor System Overview

38:29

#8 -- Digital filtering on FPGA