8:26

Reg Datatype in Verilog | # 7 | Verilog in Hindi | VLSI Point

11:16

Net Data type in Verilog | #6 | Verilog in English | VLSI

16:04

Mr Bean does 'Blind Date' | Comic Relief

22:29

AI is Slowly Making You Dumber! | The Dark Side of ChatGPT | Dhruv Rathee

25:28

Operators In Verilog | #9 | Verilog in English | VLSI Point