21:33

Lecture 3 Digital System Design using VHDL

13:47

Lecture 4 Digital System Design using VHDL

15:07

Lecture 5 Digital System Design using VHDL

18:11

Lecture 2 Digital System Design using VHDL

13:51

"Full Adder Design Using If-Else Statements in Verilog | Xilinx Vivado Tutorial 💻⚙️"

32:14

Lecture 1 Digital System Design using VHDL

16:25

Arduino_code 1

10:51

usart_transmitter lab 1