FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109
26:41
Interfacing FPGAs with DDR Memory - Phil's Lab #115
20:00
Zynq Part 1: Vivado block diagram (no Verilog/VHDL necessary!)
19:17
PCB High-Speed Delay Matching - Phil's Lab #110
14:50
The best way to start learning Verilog
17:22
Update on machine learning project (stock movement modelling)
24:36
Microcontroller on FPGA (Microblaze, UART, GPIO) - Phil's Lab #108
10:45
FPGA Design | Beyond dev boards: your own custom PCB
18:35